The increased adoption of CoaXPress started from the increased bandwidth capabilities and simplified cabling. It has continued with the ease of integration and the availability of compliant components. For instance, there is now a wide selection in frame grabber providers. The multiple providers of the CoaXPress IP cores further support implementation to give system designers even more options.
An IP (intellectual property) core is a block of logic or data that is used in making a field programmable gate array (FPGA ) or application-specific integrated circuit ( ASIC ) for a product (Source: http://whatis.techtarget.com/definition/IP-core-intellectual-property-core).
There are different IP core providers either for camera development or frame grabbers. We have started a list below.
CoaXPress Cores for Frame Grabbers:
The EASii-IC CoaXPress Device IP enables high-speed transmission of video streams from one or more cameras on simple coaxial cables.
The CoaXPress standard allows the transmission of video streams at a maximum transfer rate of 25 Gbps over 40 meters or at a maximum transfer rate of 5 Gbps over 200 meters.
Each coaxial cable provides a downlink transfer rate from 1.25 Gbps to 6.25 Gbps for video streams and a low-speed uplink transfer rate of 20.83 Mbps for communication and control from a host. Supports all Xilinx 7 series and Ultrascale FPGAs.
Sensor to Image offers a set of FPGA IP cores to fasten up design of CoaXPress® compliant machine vision devices, e.g. cameras, but also receiving components like GigE framegrabbers.
At the moment the Xilinx FPGA families Spartan6e® and Virtex6® are supported.
The design on Spartan6 FPGA works with the FPGA internal GTP 1.25GBit/200m to 3.12Gbit/100m cable length. The design on Virtex6 can run up to 6.125GBit/50m cable length.
The CoaXPress IP Core from KAYA Instruments provides a Multi-link high performance solution for rate demanding video applications. Both Host and Device modes of operation are supported. The IP core offers support for newest and industry leading Artix 7, Kintex 7, Virtex 7 and Zinq 7000, and Ultrascale FPGAs from Xilinx and Cyclone V, Arria V, Arria V GZ, Stratix IV and Stratix V FPGAs from Altera. The device IP core incorporates a friendly streaming interface with highly configurable pixel packer for glueless connection to imaging sensor or user logic.
CoaXPress Cores for Cameras:
Demand Creation is an expert in electronic circuit and SoC design.
Please contact providers for a complete an updated list of supported devices as this is growing all of the time.
Leave us a comment if you know of any others to add to the list.
Related Posts:
Before CoaXPress was the risky solution now it is the lowest risk machine vision interface option
Interview with Microchip Technology about the growth of CoaXPress in machine vision and other industries and future plans
How to make sure the camera you buy is CoaXPress compliant
Why JIIA focuses on connectors with the CoaXPress standard